



Vision Chips with In-pixel Processors for High-performance Low-power Embedded Vision Systems

Document Version

Final published version

[Link to publication record in Manchester Research Explorer](#)

Citation for published version (APA):

Martel, J. N. P., & Dudek, P. (2016). Vision Chips with In-pixel Processors for High-performance Low-power Embedded Vision Systems. In *Workshop on Architectures and Systems for Real-time Mobile Vision Applications (ASR-MOV), International Symposium on Code Generation and Optimization, CGO'16* Barcelona, Spain.

Published in:

Workshop on Architectures and Systems for Real-time Mobile Vision Applications (ASR-MOV), International Symposium on Code Generation and Optimization, CGO'16

Citing this paper

Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version.

General rights

Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Takedown policy

If you believe that this document breaches copyright please refer to the University of Manchester's Takedown Procedures [<http://man.ac.uk/04Y6Bo>] or contact uml.scholarlycommunications@manchester.ac.uk providing relevant details, so we can investigate your claim.



Vision Chips with In-pixel Processors for High-performance Low-power Embedded Vision Systems

Julien N.P. Martel

Institute of Neuroinformatics
University of Zurich & ETH Zurich
jmartel@ini.ethz.ch

Piotr Dudek

School of Electrical and Electronic Engineering
The University of Manchester
p.dudek@manchester.ac.uk

Abstract

We present the design of vision systems with in-pixel processors, specifically the cellular processor array architecture and implementation of the SCAMP-5 vision-chip. These sensor-processor devices provide a high-speed power-efficient solution to low-level vision processing in embedded systems. We discuss how these devices can be programmed and emulated, including a high-level domain specific language with a compiler responsible of taking care of the peculiarities of these devices (e.g. analog errors). We discuss application examples, where such vision chips have been used to create systems that provide very low-latencies and running on a low-power budget.

Categories and Subject Descriptors C.1.3 [Processor Architectures]: Other Architecture Styles—Analogue computers; D.3.4 [Programming languages]: Processors—Compilers, Code generation, Optimization

Keywords vision chip, cellular processor array, embedded vision, SIMD

1. Introduction

The processing requirements of real-time vision on mobile platforms necessitate the development of highly parallel processor architectures and careful balancing of performance and power consumption. It is well known that it is not the processing circuitry but data-transfers (i.e. processor-memory transfers, sensor-processor interface, etc.) that are the bottleneck in terms of achievable performance, and a major contributor to the power dissipation of the system. Our approach to this problem is to eliminate these communications bottlenecks through moving the processing right next to the sensors, and the local memory, in a tightly coupled sensing/processing fine-grain massively parallel system. We have been developing integrated circuits based on these ideas using analogue, digital, and 3D-integration technologies. (Dudek and Carey 2006) (Carey et al. 2013a) (Lopich and Dudek 2011) (Walsh and Dudek 2015) (Dudek et al. 2010)

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

ASR-MOV Workshop, CGO'16 March 12th, 2016, Barcelona, Spain
Copyright ©2016 Julien N.P. Martel and Piotr Dudek




Figure 1: Vision chips: (a) microphotograph of a SCAMP-5 256×256 mixed-signal processor array chip, fabricated in 180 nm CMOS technology (b) smart camera system based on SCAMP-3 chip

2. SCAMP-5 vision-chip

The latest SCAMP-5 vision chip developed at The University of Manchester (Carey et al. 2013a) shown in Figure 1 integrates 65,536 processing elements (ALUs + local registers) embedded in a 256×256 imager array. The silicon area constraints imposed by such level of integration calls for unconventional circuit solutions, and the device implements a mixed-signal datapath, with arithmetic operations carried out in the analogue domain. Nevertheless, this is achieved without compromising the programmability. The processor array executes code, typically operating on image-wide register arrays with a single (one clock-cycle) instruction. The processor architecture is shown in Figure 2.

The fully software-programmable SIMD architecture delivers 655 GOPS at 1.2 W power consumption (achieved using a 15-year old 180 nm CMOS technology!), making it a powerful front-end for low-power embedded vision systems. Pixel-parallel algorithms are executed on the vision chip, producing a low-bandwidth stream of data (e.g. extracted keypoints, locations of objects of interest, spatio-temporal events etc.) to be further processed by a low-power microprocessor.

The fully-parallel interface allows the transfer of a complete image frame from the image sensor array to the processor array in one clock cycle (100 ns) for an equivalent sensor-processor bandwidth of 655 GB/s. This allows implementation of algorithms with ultra-fast frame rates, that could not be even contemplated on conventional architectures. For example, we demonstrated a high-dynamic-range tone-mapping image acquisition algorithm that processes data from 1,000 images acquired with various exposure set-

The first statement performs a digital OR for all the 1-bit registers R1 in all the PEs. The “where” selects all the PEs whose R1 bit is set to 1. Then the analog register A of all the processing elements is copied in the register “NEWS” used to communicate with the neighbours. Finally the neighbour register from the eastern processing element is copied back to A, thus having performed a shift operation in the west direction on the array.

A High-level Domain Specific Language and compiler

With the low-level language, the user has to take care of performing all the operations with the error compensation schemes as well as the register allocation of the variables in use.

To ease the programmability of the device, we developed a high-level domain specific language and its compiler that can either generate code in the low-level language used in the emulator or directly instruction code words for the SCAMP-5 device. The compiler can optimize the number of instructions generated, minimize the analog errors by reordering statements according to algebraic identities specified by the user, reorder instructions to minimize the time a variable spends in an analogue register to prevent the decay of the variable.

To perform these optimizations, we model the problem of allocating a register to a variable, the reordering of statements and the decay of analogue registers in time in a Mixed Integer/Real valued Linear Program (MIRLP) which is solved until optimality. This flexible approach allows us to include more optimizations in our compiler by encoding them appropriately in the MIRLP.

4. Conclusion

Vision chips with pixel-parallel processor arrays provide high-performance at low power consumption, which are desirable features for real-time embedded vision systems. On-sensor processing can reduce the data flow in a system, providing useful information, rather than raw images, to the higher-level processors. The vision chips are fully programmable, however, to take a full advantage of the possibilities offered by these novel devices, suitable software development tools, as well as new algorithms, exploiting the high sensor-processor bandwidth and massively parallel processing capabilities, need to be developed.

References

- D.R.W. Barr and P. Dudek, “Apron: A cellular processor array simulation and hardware design tool”, in *EURASIP Journal on Advances in Signal Processing*, pp. 1–9, 2009.
- S.J. Carey, A. Lopich, D.R.W. Barr, B. Wang and P. Dudek, “A 100,000 fps vision sensor with embedded 535 GOPS/W 256×256 SIMD processor array”, in *Proc. of the VLSI Circuits Symposium 2013*, pp. C182–C183, June 2013
- S.J. Carey, D.R.W. Barr and P. Dudek, “Low Power High-Performance Smart Camera System based on SCAMP Vision Sensor”, in *Journal of Systems Architecture*, Vol 59, Issue 10, Part A, pp. 889–899, November 2013.
- P. Dudek and S.J. Carey, “A General-Purpose 128x128 SIMD Processor Array with Integrated Image Sensor”, in *Electronics Letters*, vol.42, no.12, pp.678-679, June 2006
- P. Dudek, A. Lopich and V. Gruev, “Vision Sensor with a SIMD Processor Array in a Vertically Stacked 3D Integrated Circuit Technology”, in *Workshop on 3D integration, Design, Automation and Test in Europe, DATE 2010*, Dresden, March 2010.
- A. Lopich and P. Dudek, “Asynchronous Cellular Logic Network as a Co-Processor for a General-Purpose Massively Parallel Array”, in *International Journal of Circuit Theory and Applications*, Volume 39, Issue 9, pp. 963-972, September 2011
- J.N.P. Martel, M. Chau, P. Dudek and M. Cook, “Toward Joint Approximate Inference of Visual Quantities on Cellular Processor Arrays”, in *Proc. of the IEEE International Symposium on Circuits and Systems, ISCAS 2015*, 2015.
- J.N.P. Martel, M. Chau, P. Dudek and M. Cook, “Pixel Interlacing to Trade-off the Resolution of a Cellular Processor Array against more Registers”, in *Proc. of the IEEE International Symposium on Circuits and Systems, ECCTD 2015*, 2015.
- J.N.P. Martel, L.K. Muller, S.J. Carey and P. Dudek, “Parallel HDR Tone mapping and Auto-focus on a Cellular Processor Array Vision Chip”, in *Proc. of the IEEE International Symposium on Circuits and Systems, ISCAS 2016*, 2016 (To Appear).
- D. Walsh and P. Dudek, “An Event-Driven Massively Parallel Fine-Grained Processor Array”, in *IEEE International Symposium on Circuits and Systems, ISCAS 2015*, Lisbon, pp.1346-1349, June 2015