Effects of Substrate and Anode Metal Annealing on InGaZnO Schottky Diodes
Lulu Du,¹,a) He Li,¹,a) Linlong Yan,¹ Jiawei Zhang,² Qian Xin,¹,b) Qingpu Wang,¹ and Aimin Song²,b)

¹Center of Nanoelectronics and School of Microelectronics, Shandong University, Jinan 250100, China
²School of Electrical and Electronic Engineering, University of Manchester, Manchester M13 9PL, United Kingdom

By studying different annealing effects of substrate and anode metal, high-performance Schottky diodes based on InGaZnO (IGZO) film have been realized. It is observed that a suitable thermal annealing of the SiO₂/Si substrate significantly improves the diode performance. In contrary, annealing of the Pd anode increases surface roughness, leading to degradation in the diode performance. As such, by only annealing the substrate but not the anode, we are able to achieve an extremely high rectification ratio of $7.2 \times 10^7$, a large barrier height of 0.88 eV, and a near unity ideality factor of 1.09. The diodes exhibit the highest performance amongst IGZO-based Schottky diodes reported to date where IGZO layer is not annealed. The capacitance vs. voltage measurements indicate that the surface roughness is correlated with the trap state density at the Schottky interface.

a) L. Du and H. Li contributed equally to this work.
b) Authors to whom correspondence should be addressed. Electronic mail: xinq@sdu.edu.cn (Q. Xin) and A.Song@manchester.ac.uk (A. Song).
Amorphous oxide semiconductors represented by InGaZnO (IGZO) have superior characteristics to amorphous silicon due to their high carrier mobilities, low-temperature deposition, and excellent uniformity owing to their amorphous nature. Most studies on IGZO so far have focused on thin-film transistors (TFTs). TFTs with higher performance than conventional amorphous silicon transistors have been developed after intensive studies and improvements on carrier transport and stability. In contrast, very limited studies have been reported on IGZO-based Schottky diodes. A major challenge is the difficulty in forming stable and ideal Schottky contacts on oxide semiconductors, because the surface of oxide semiconductors is known to be sensitive to device fabrication processes and atmospheric exposure. The limited studies on IGZO Schottky diodes have been focused on achieving large barrier heights, $\Phi_B$, high rectification ratios, $I_{on/off}$, low ideality factors, $n$, and high-frequency operation. So far, thermal annealing at ~200 °C has been used in most studies. The best annealed diodes fabricated by using the sputtering technique showed an $I_{on/off}$ of $\sim 10^8$, $\Phi_B$ of ~0.9 eV, and $n$ of ~1.2. In the case of annealed diode based on an IGZO layer grown by pulsed laser deposition technique, the best ideality factor reached 1.04. However, thermal annealing at high temperatures is not preferred when fabricating low-cost, flexible diodes on substrates such as polyethylene terephthalate (PET). Recently, we reported as-deposited IGZO diodes on glass substrate that achieved an ideality factor of 1.14. Such an ideality factor is even lower than the value obtained by the annealed devices deposited using similar sputtering techniques mentioned above. It is therefore interesting to study how exactly annealing at different stages of the device fabrication may affect the device performance. So far, thermal annealing of IGZO Schottky diodes was generally performed on the whole device after the final device fabrication step, and in some cases additional annealing was carried out on the IGZO layer itself. Here, we first annealed the SiO$_2$/Si substrate before depositing any diode layer, and observed an improvement in diode performance. In contrast, thermal annealing on the Pd anode produced an adverse effect on the diode performance.

SiO$_2$/Si wafers were used as the substrates and they were sequentially cleaned in an ultrasonic bath of decon, de-ionized water, acetone, and ethanol and dried by N$_2$. A 3-nm-thick Ti layer was deposited on the substrate for adhesion. A 47-nm-thick Pd layer was deposited as anode electrode, and then treated with oxygen plasma (PDC-32G, 10 min) for oxidation and to ensure good oxygen stoichiometry of the contact interface prior to IGZO deposition. To study the effect of thermal treatment of SiO$_2$/Si substrate and Pd anode on the device performance, a hotplate (Model p-10, POLISH Co.) was used to anneal the samples in ambient air. A 100-nm-thick IGZO layer was deposited by radio-frequency (RF) magnetron sputtering at room temperature with an InGaZnO$_4$ ceramic target (In:Ga:Zn = 1:1:1 in atomic ratio, Lesker Co.). The RF sputtering power was 70 W and the mixed gas was argon with 2.5 % oxygen. The working pressure was 3.6 mTorr. Finally, Ti(40 nm)/Au(40 nm) was deposited as top ohmic contact with a shadow mask. All the metals were deposited by electron-
The device configuration is shown in the inset of Fig. 1. The diode active area is \(9.5 \times 10^{-4}\) cm\(^2\). The electrical characteristics of the Schottky diodes were analyzed by current density-voltage (\(J-V\)) and capacitance-voltage (\(C-V\)) measurements using an Agilent E2902B semiconductor analyzer and an Agilent E4980A LCR meter, respectively, at room temperature. The morphology of the Pd and the IGZO thin films were investigated using an atomic-force microscope (AFM, Dimension FastScan\textsuperscript{TM}).

The \(J-V\) curves of the fabricated Schottky diodes were analyzed using standard theory of thermionic emission of majority carriers over the junction barrier,

\[
J = A^*T^2e^{\frac{q\Phi_{B,JV}}{kT}}\left(\exp\left[\frac{q(I - R_s)}{nkT}\right] - 1\right)
\]

where \(q\) is the element charge, \(R_s\) is the series resistance, \(k\) is the Boltzmann constant, \(A^*\) is the effective Richardson constant which is 41 Acm\(^2\)K\(^{-2}\) for IGZO,\(^3\) and \(\Phi_{B,JV}\) is the effective barrier height measured by \(J-V\) characteristics.

The capacitance of a Schottky junction is given by,

\[
\frac{A^2}{C^2} = \left(\frac{2}{q\varepsilon_s\varepsilon_0N_{depl}}\right)\left(V_{bi} - \frac{kT}{q} - V\right)
\]

where \(A\) is the active area of the diode, \(\varepsilon_s\) is the static dielectric constant of the semiconductor, \(\varepsilon_0\) is the dielectric constant of vacuum, \(V_{bi}\) is the built-in potential, and \(N_{depl}\) is the background doping density in the depletion region.

Figure 1 shows the \(J-V\) curves of IGZO/Pd Schottky diodes with and without thermal annealing at different stages of the device fabrication. For Sample A, the SiO\(_2\)/Si substrate was annealed at 300 °C for 30 min but the Pd anode was not annealed; Sample B: the SiO\(_2\)/Si substrate was annealed at 300 °C for 30 min, and after deposition of Pd on the substrate, the sample was annealed at 230 °C for 60 min; Sample C: neither the substrate nor the anode was annealed; Sample D: the SiO\(_2\)/Si substrate was not pre-annealed but after deposition of Pd, the sample was annealed at 230 °C for 60 min. It has been found that water molecules bonded to the silanol groups of SiO\(_2\)/Si substrate can be desorbed via annealing at 220 °C,\(^2\) thus the substrate annealing at 300 °C removes moisture and organic adsorbates, thereby improving the uniformity of substrate surface and adhesion of Pd anode.

As can be seen in Fig. 1, at an applied voltage of 1 V, the on-current densities (\(J_{on}\)) of the four samples are of the order of \(10^{4}\) A/cm\(^2\) with \(R_s\) in the range of 0.06 – 0.08 Ω.cm\(^2\). In contrast, at an applied voltage of -1 V, the off-current densities (\(J_{off}\)) show clear dependence on the process conditions, resulting in significant differences in \(I_{on/off}\) ratios. Sample A, fabricated with annealed SiO\(_2\)/Si and as-deposited Pd anode, exhibits the highest performance with an \(I_{on/off}\) of 7.2 \(\times\) \(10^{7}\), a \(\Phi_{B,JV}\) of 0.88 eV, and a near unity \(n\) of 1.09. Using Eq. (1), the extracted \(\Phi_{B,JV}\) are 0.88, 0.86, 0.85, and 0.77 eV, for samples
A, B, C and D, respectively, as shown in Table 1, which could partly explain the differences in $J_{\text{off}}$. All four samples show a near unity $n$ of ~1.1, indicating that the diodes have high-quality IGZO/Pd Schottky contact interfaces. A comparison of samples A and C shows that the substrate annealing enhances $\Phi_B$ by about 30 meV and enables a decrease of one order of magnitude in $J_{\text{off}}$. In order to further evaluate the surface morphology, AFM characterization has been performed. The results show that the as-deposited Pd films on annealed and unannealed SiO$_2$/Si substrates (Samples A and C) exhibit RMS roughnesses of 0.69 and 0.75 nm, respectively, as shown in Figs. 2(a) and (c). However, a comparison of samples A and B shows that Pd annealing contributes to a slight degradation in device performance, with $I_{\text{on/off}}$ and $\Phi_B$ decreasing from $7.2 \times 10^7$ to $3.5 \times 10^7$ and 0.88 to 0.86 eV, respectively. This is correlated to an increase in Pd RMS roughness from 0.69 to 0.73 nm after annealing of the Pd anode, as shown in Figs. 2(a) and (b). The thermal expansion coefficient value is $5.2 \times 10^5$ $\text{oC}^{-1}$ for SiO$_2$ and is $1.2 \times 10^7$ $\text{oC}^{-1}$ for Pd. The latter is about 23 times higher, which induces large stresses in the SiO$_2$/Pd interface during the heating up and cooling down processes. This could increase the surface roughness of Pd surface as well as the Pd/IGZO interface. Furthermore, desorption of water molecules bonded to the silanol groups of SiO$_2$/Si substrate by thermal annealing of the substrate is expected to improve the uniformity and surface roughness of SiO$_2$/Si substrate and perhaps more importantly strengthens the adhesion of Pd layer, resulting in sample A having the lowest Pd surface roughness. Although sample D appears to have a slightly low RMS roughness than sample C, the difference is only 0.02 nm, as shown in Figs. 2(c) and (d), which is within the measurement error range of the AFM that we used. In our experiments, we have fabricated a large number of devices (about 4) under each of the four conditions, and the $J$-$V$ and surface roughness results are consistent among these devices.

![Image](Image.png)

**Table 1** The root mean square (RMS) roughness of Pd anode, series resistance ($R_s$), ideality factor ($n$), rectification ratio ($I_{\text{on/off}}$) at ± 1 V, Schottky barrier height calculated by $J$-$V$ ($\Phi_{B,JV}$) and $C$-$V$ ($\Phi_{B,CV}$), and the different between two ($\Delta\Phi = \Phi_{B,CV} - \Phi_{B,JV}$), built-in potential ($V_{bi}$), background doping density ($N_{\text{depl}}$), and free carrier concentration ($N_e$) for samples A, B, C and D.
<table>
<thead>
<tr>
<th>Sample</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMS Pd annealed (nm)</td>
<td>0.69</td>
<td>0.73</td>
<td>0.75</td>
<td>0.73</td>
</tr>
<tr>
<td>$R_s$ (Ω cm²)</td>
<td>0.06</td>
<td>0.08</td>
<td>0.08</td>
<td>0.06</td>
</tr>
<tr>
<td>$n$</td>
<td>1.09</td>
<td>1.13</td>
<td>1.12</td>
<td>1.14</td>
</tr>
<tr>
<td>$I_{on/off}$</td>
<td>$7.21 \times 10^7$</td>
<td>$3.48 \times 10^7$</td>
<td>$2.93 \times 10^7$</td>
<td>$1.08 \times 10^6$</td>
</tr>
<tr>
<td>$\Phi_{B/J}$ (eV)</td>
<td>0.88</td>
<td>0.86</td>
<td>0.85</td>
<td>0.77</td>
</tr>
<tr>
<td>$\Phi_{CV}$ (eV)</td>
<td>0.79</td>
<td>1.04</td>
<td>0.87</td>
<td>0.69</td>
</tr>
<tr>
<td>$\Delta \Phi$ (eV)</td>
<td>-0.09</td>
<td>0.18</td>
<td>0.02</td>
<td>-0.08</td>
</tr>
<tr>
<td>$V_{bi}$ (eV)</td>
<td>0.51</td>
<td>0.75</td>
<td>0.58</td>
<td>0.41</td>
</tr>
<tr>
<td>$N\text{_{depl}}$ (cm⁻³)</td>
<td>$4.0 \times 10^{16}$</td>
<td>$5.0 \times 10^{16}$</td>
<td>$5.2 \times 10^{16}$</td>
<td>$5.2 \times 10^{16}$</td>
</tr>
<tr>
<td>$N_e$ (cm⁻³)</td>
<td>$9.9 \times 10^{13}$</td>
<td>$7.7 \times 10^{13}$</td>
<td>$8.1 \times 10^{13}$</td>
<td>$9.9 \times 10^{13}$</td>
</tr>
</tbody>
</table>

Fig. 2. AFM images and the RMS surface roughness of as-deposited (a) and annealed (b) Pd surfaces on annealed SiO₂/Si substrates, and as-deposited (c) and annealed (d) Pd surfaces on unannealed SiO₂/Si substrates.

Figure 3(a) shows $C-V$ characteristics of sample A in the frequency range of 1 kHz to 1 MHz at room temperature. It is found that the measured $C$ strongly depends on the frequency. The curves shift towards positive voltage and the measured $C$ decreases with increasing frequency due to the existence of interface traps. At low frequencies, the time constant permits the charge to move in and out of interface trap states in response to an applied signal, that is, an excess capacitance is induced. However, at a sufficiently high frequency, the time constant is too short for the interface trap states to respond and the excess capacitance can be neglected. To minimize the influence of the interface trap states on $C-V$ measurements, a high frequency of 1 MHz was used for all four samples A, B, C, and D, as shown in Fig. 3(b). The relative dielectric constant of IGZO is 17.6 as we reported previously. From the $\Delta^2/C^2$-$V$ curves and Eq. (2), the built-in voltage $V_{bi}$ and $N_{\text{depl}}$ are extracted. The free charge concentration, $N_e$, can be estimated from $R_s$ by assuming an electron mobility of 10 cm²/Vs. $V_{bi}$ is decreased and the $N_{\text{depl}}$ is increased in order of samples B, C, D, which results in a decrease of the depletion region.
thickness, as shown in Fig. 3(c). The barrier height from C-V measurements, $\Phi_{B, CV}$, is given by $\Phi_{B, CV} = qV_{bi} + \frac{kT}{q} \ln \left( \frac{N_c}{N_e} \right)$, where the last term describes the energy gap between the conduction band and Fermi level, and $N_c = 5.2\times10^{18}$ cm$^{-3}$ is the conduction band density of states. The calculated values are shown in Table 1. The discrepancy between $\Phi_{B, JV}$ and $\Phi_{B, CV}$, $\Delta \Phi = \Phi_{B, CV} - \Phi_{B, JV}$, is most likely due to the barrier inhomogeneities. $\Phi_{B, JV}$ obtained from the current-voltage measurement is rather sensitive to the barrier inhomogeneities and is more related to the regions where the barrier is the lowest. In contrast, C-V measurements give the mean barrier height which is usually smaller than $\Phi_{B, JV}$ for single crystalline semiconductors with extremely low trap state densities. However, in amorphous semiconductors such as IGZO, due to the contribution of relatively large subgap trap density to the measured $C$, $\Phi_{B, CV}$ is sometimes higher than $\Phi_{B, JV}$. The very low $|\Delta \Phi|$ (0.02-0.18 eV) of samples A, B, C, and D indicates a high uniformity of barrier height and high quality of the Schottky contacts, which agrees well with the low $n$ (~1.1) of these diodes. The best optimized device, sample A, has the lowest $N_{depl}$ of $4.0 \times 10^{16}$ cm$^{-3}$ and the highest $N_e$ of $9.9 \times 10^{13}$ cm$^{-3}$, as shown in Table 1. The discrepancy between $N_{depl}$ and $N_e$ is mainly attributed to the subgap traps in amorphous semiconductor. Sample A has the lowest ratio $N_{depl}/N_e$ of $4.0 \times 10^2$, which means for each free electron, there are roughly $4.0 \times 10^2$ ionized atoms. This indicates that among the four samples, sample A has the lowest subgap trap density. As the IGZO layer in all the samples is deposited under the same condition, it is expected that their bulk trap density should be the same. Thereby, the discrepancy of subgap trap density of these samples is due to different thermal treatments of the substrate and the anode, causing different interface trap densities. The interface state density is expected to depend greatly on the interfacial roughness. Larger film roughness causes larger interfacial area, resulting in a possibility of more interface states even if their density per real interface area remains the same. Furthermore, the increased roughness was most likely caused by different thermal expansion coefficients, and the residual strain in the film may also lead to increased band-gap states. Our C-V and AFM results therefore suggest that sample A has both the lowest interface trap density and the smoothest Schottky anode interface.
In summary, by performing thermal treatment on individual layers during fabrication of IGZO Schottky diodes, we have observed a dependency of the device performance on the roughness of different layer surfaces. While thermal annealing of the SiO$_2$/Si substrate improves the device homogeneities, an opposite effect is observed on the annealing of the Pd electrode. Furthermore, a correlation between the roughness of the Schottky contact and the interface trap state density has also been
Using the obtained optimized process, an on/off ratio as high as $7.2 \times 10^7$ and a near-unity ideality factor of 1.09 have been achieved. This is the highest performance among as-deposited IGZO Schottky diodes reported to date.

This work was financed by the National Key Research and Development Program of China (Grant No. 2016YFA0301200), the National Natural Science Foundation of China (Grant Nos. 11374185 and 11304180), Engineering and Physical Sciences Research Council (EPSRC) (Grant No. EP/N021258/1), China Postdoctoral Science Foundation funded project (2016M590634), the Natural Science Foundation of Shandong Province (ZR2013EMQ011), the Natural Science Foundation of Jiangsu Province (BK20151255), Suzhou Planning Projects of Science and Technology (SYG201527 and SYG201616), and the Fundamental Research Funds of Shandong University (2013TB008, 2014QY005 and 2016WLJH44).

REFERENCES

9


