Analysis of SiC Technology in Two-Level and Three-Level Converters for Aerospace Applications

Link to publication record in Manchester Research Explorer

Citation for published version (APA):

Published in:
host publication

Citing this paper
Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version.

General rights
Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Takedown policy
If you believe that this document breaches copyright please refer to the University of Manchester's Takedown Procedures [http://man.ac.uk/04Y6Bo] or contact uml.scholarlycommunications@manchester.ac.uk providing relevant details, so we can investigate your claim.

Download date: 27. Jan. 2020
This paper was published at the IET Power Electronics, Machines and Drives (PEMD) Conference in April 2014, doi 10.1049/cp.2014.0498, and is available at:

http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6836858


© 2014 IET. Personal use of this material is permitted. Permission from the IET must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Analysis of SiC Technology in Two-Level and Three-Level Converters for Aerospace Applications

R. Yapa 1, A.J. Forsyth 2, R. Todd 3

Power Conversion Group, School of Electrical & Electronic Engineering, The University of Manchester, UK
1ruchira.yapa@postgrad.manchester.ac.uk, 2andrew.forsyth@manchester.ac.uk, 3rebecca.todd@manchester.ac.uk

Keywords: SiC, High Efficiency, DC-AC Converters

Abstract

There is a growing need for highly efficient, power dense DC-AC converters to support a number of future more electric aircraft technologies. SiC has been identified as a potential technology to improve the efficiency of these converters. To analyse the semiconductor losses, this paper presents the semiconductor loss equations for the two-level converter (2LC), three-level neutral point clamped converter (3LNPCC) and the three-level T-Type converter (3LTTC). Based on the equations and current datasheet information, it is identified that SiC technology offers significant reductions in losses compared with traditional Si devices. The paper also discusses a number of hybrid device combinations to achieve the benefits of high efficiency in SiC technology and low cost of Si technology. Based on the semiconductor losses the converter efficiencies in the SiC 2LC and the 3LTTCs are about 3-4% higher than in the Si 2LC for a 42 kW three phase converter operating at a 25 kHz switching frequency.

1 Introduction

The concept of electrifying auxiliary systems on-board an aircraft that were previously powered through mechanical, hydraulic and pneumatic means is known as the more electric aircraft (MEA) concept. Some of the key benefits of the MEA concept include improving fuel efficiency and reducing the maintenance costs [1]. As a result of this technology change, a number of new electrical power system architectures are being developed including AC and DC sub-systems which require a range of power electronic converters to form the interconnections [1, 2].

DC-AC converters are likely to perform many of the power conversion functions in a MEA power system, such as engine starting and active rectification functions in the generator converters, control of high speed pumps and flight control actuators, and synthesizing an AC electrical system for the hotel and auxiliary loads. Therefore there is a growing need for high efficiency DC-AC converters capable of operating at powers in the kWs range and at fundamental frequencies of 400 Hz and above [1, 2]. High efficiency is essential to minimize the size of the converter and reduce fuel burn.

New SiC devices offer lower on state and switching losses compared with traditional Si devices [3] and are therefore a candidate technology for future high performance converters. The three-level T-Type converter (3LTTC) and the three-level neutral point clamped converter (3LNPCC) have been reported to offer efficiency gains of 1-2% over the two-level converter (2LC) with Si devices [4]. Therefore this paper seeks to examine the performance of the 2LC, 3LNPCC and the 3LTTC when using SiC technology for typical MEA applications. Initially, analytical equations to estimate the semiconductor losses in the converters are described. Then based on the loss equations, converters are analysed at a range of power levels and switching frequencies that would be required on-board an aircraft. The analysis is first performed for converters with Si devices and then with SiC devices and finally combinations of Si and SiC devices.

2 DC-AC Converter Topologies

Figure 1 shows the converter legs of the topologies considered in this study. The complete converters will have three legs for a three phase converter and a greater number for multiphase systems.

3 Analytical Loss Model

The analysis focuses on the semiconductor losses and excludes any passive component losses such as in the DC link capacitors and any filter inductors. Hard switching is assumed and only conduction and switching semiconductor losses have been considered since gate drive losses are comparably small in IGBT and MOSFET devices. Sinusoidal PWM (SPWM) is assumed due to its simplicity and also due to the absence of a common mode output voltage component, which enables the neutral of the output to be grounded, a requirement in some MEA systems architectures [5].
The analysis of semiconductor losses is explained generally for the transistor and diode pair T1 and D2 in the 2LC of Figure 1 and the general results are then adapted for other topologies. Figure 2 presents the key waveforms for the 2LC where a low switching frequency to fundamental frequency ratio is assumed for clarity. The PWM voltage of the converter leg, \( V_{PWM} \) in Figure 2b is generated by SPWM, comparing the modulating waveform, \( m(\theta) \) with the carrier signal, \( V_{ref} \) in Figure 2a. The line current \( I_1 \) and the currents in T1 and D2 are shown in Figure 2b, 2c and 2d. \( \varphi \) is the angle of the current with respect to the fundamental PWM voltage and \( t_s \) is the conduction time of T1 in each switching period.

### 3.1 Conduction Losses

The conduction losses \( P_{c,sc} \) in T1 averaged across a switching cycle may be approximated by eqn. (1).

\[
P_{c,sc}(\theta) = \left( v_o + r_o I_1 \sin(\theta - \varphi) \right) \left( I_2 \sin(\theta - \varphi) \right) \alpha(\theta)
\]

(1)

where \( v_o \) and \( r_o \) are the initial device voltage drop and incremental resistance respectively, \( I_1 \) is the amplitude of the line current, \( \theta \) is the angle of the line current and \( \alpha(\theta) \) is the device duty ratio function defined for transistor T1 as,

\[
\alpha(\theta) = \frac{t_s(\theta)}{T_s}
\]

(2)

where \( T_s \) is the switching period. The average transistor conduction losses \( P_c \) in eqn. (3) are then obtained by integrating eqn. (1) across the positive half-cycle of the line current waveform.

\[
P_c = \frac{1}{2\pi} \int_{\theta_1}^{\theta_2} P_{c,sc}(\theta) \, d\theta
\]

(3)

### 3.2 Switching Losses

The device switching losses are obtained using the datasheet values for turn on and turn off energy losses and assuming they may be scaled linearly according to the actual device voltage and current [3]. The switching energy loss per switching period in T1 may therefore be written as \( E_{s-T1}(\theta) \).

\[
E_{s-T1}(\theta) = \left( E_{on} + E_{off} \right) \left( I_1 \sin(\theta - \varphi) \right) \left( V_{sw} \right) / V_{ref}
\]

(4)

where \( E_{on} \) and \( E_{off} \) are the datasheet transistor turn on and turn off energy losses at current and voltage levels \( I_{ref} \) and \( V_{ref} \) respectively. \( V_{sw} \) is the actual transistor off state voltage in the circuit under consideration. In a similar way the reverse recovery energy \( E_{S-D2}(\theta) \) in diode D2 may be expressed as,

\[
E_{s-D2}(\theta) = E_{rr} \left( I_1 \sin(\theta - \varphi) \right) \left( V_{sw} \right) / V_{ref}
\]

(5)

where \( E_{rr} \) is the datasheet energy loss under conditions of \( I_{ref} \) and \( V_{ref} \). The average power dissipation is obtained by integrating eqns. (4) and (5) across the positive half-cycle of the line current waveform and multiplying by the switching frequency giving,

\[
P_{s-T1} = \frac{f_s}{2\pi} \int_{\theta_1}^{\theta_2} \left( E_{on} + E_{off} \right) \left( I_1 \sin(\theta - \varphi) \right) \left( V_{sw} \right) / V_{ref} \, d\theta
\]

(6)

\[
P_{s-D2} = \frac{f_s}{2\pi} \int_{\theta_1}^{\theta_2} E_{rr} \left( I_1 \sin(\theta - \varphi) \right) \left( V_{sw} \right) / V_{ref} \, d\theta
\]

(7)

### 3.3 Derivation of \( \alpha(\theta) \) and Device Losses

The transistor duty ratio function \( \alpha(\theta) \) for the 2LC topology is determined by the naturally sampled SPWM modulation function depicted in Figure 2, which shows the triangular carrier waveform and the sinusoidal modulating waveform \( m(\theta) = M \sin(\theta) \). The current in the conducting devices T1 and D2 are shown in Figures 2c and 2d, assuming current is flowing out of the leg. By assuming \( m(\theta) \) is constant within a switching cycle, from the geometry of Figure 2a expressions may be written down for the duty-ratio functions of devices T1 and D2 as shown in Table 1. Similar expressions may be written down for devices T2 and D1 by considering the negative half cycle of the output current, however due to symmetry the total converter losses may be obtained by doubling the result from the positive half cycle of the current.

Figure 3: Calculation of duty ratio function, \( \alpha(\theta) \) for the 3LCs

Phase disposition SPWM [6] is used to generate the switching signals in both the 3LNPC and the 3LTTC as illustrated in Figures 3a and 3b. The conducting devices during each period are shown on the PWM waveform.
For the 3LNPCC in Figure 3a where $I_L$ is assumed to be flowing out of the leg, transistors $T_1$ and $T_2$ are conducting when the modulating function $m(\theta)$ is greater than the upper carrier signal $v_{tr1,1}$, whilst $D_3$ and $D_4$ are conducting when $m(\theta)$ is greater than $v_{tr1,2}$, but less than $v_{tr1,1}$. Though not shown in Figure 3a, when $v_{PWM} = N$ and $I_L > 0$, $D_1$ and $D_2$ will conduct. The resulting duty ratio functions for the positive half cycle of current $I_L$ are shown in Table 3.

Figure 3b shows the conducting devices in the 3LTTC for the same conditions. $T_1$ conducts when $m(\theta) > v_{tr1,1}$, and $T_2$ and $D_3$ conduct when $m(\theta)$ is greater than $v_{tr1,2}$, but less than $v_{tr1,1}$. $v_{PWM} = N$ and $I_L > 0$, $D_1$ will conduct. Table 2 lists the resulting duty ratio functions for the positive half cycle of current $I_L$.

By substituting the duty ratio functions and conduction angles $\theta_1$, $\theta_2$ in Table 1-3 into the general loss equations (3), (6) and (7) for each device, the average loss equations for the 2LC, 3LNPCC and 3LTTC may be derived as given in Table A1 [7, 8] in the Appendix A.

### 4 Device Selection

A typical MEA DC-AC converter specification is assumed for device selection, $V_{dc} = \pm 270$ V, $V_{ac} = 115$ V line-neutral, 400 Hz, three phase, 0.85 power factor load and a junction temperature ($T_j$) of 125°C. Assuming the devices are operated at around 50% of their voltage rating, the 2LC and the 3LNPCC require 1200 V and 600 V devices respectively, whereas the 3LTTC requires 1200 V devices for $T_1$ and $T_2$ and 600 V devices for $T_3$ and $D_3$. Devices with continuous current ratings in the range of 250-300 A were selected for each of the three topologies as listed in Table 4. In each case, all Si and all SiC modules were selected, with trench gate and field stop IGBTs being used in the Si modules and MOSFETs in the SiC modules.

In addition, hybrid module options were also selected for each topology. SiC anti-parallel diodes and Si IGBTs are used in the 2LC hybrid module, whilst in the 3LNPCC all Si devices are used with the exception of the neutral point clamping diodes which are SiC. Two hybrid options are selected for the 3LTTC. SiC devices are used in the phase leg ($T_1$, $T_3$, $D_1$ and $D_3$) and Si IGBTs in the neutral leg ($T_2$ and $T_3$). In the first hybrid option Si diodes are used for $D_2$ and $D_3$ whilst in the second hybrid option $D_2$ and $D_3$ are SiC components.

The selected modules allow at least 42 kW to be delivered by each converter, with output powers of up to 60 kW being achieved in most of the configurations as discussed in the following section.

### Table 1: Duty ratio function, $\alpha(\theta)$ for the 2LC

<table>
<thead>
<tr>
<th>Device</th>
<th>$T_1$</th>
<th>$D_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\theta_1$ to $\theta_2$</td>
<td>$\phi$ to $\pi + \phi$</td>
<td>$\phi$ to $\pi + \phi$</td>
</tr>
<tr>
<td>$\alpha(\theta)$</td>
<td>$[1 + m(\theta)]/2$</td>
<td>$[1 - m(\theta)]/2$</td>
</tr>
</tbody>
</table>

### Table 2: Duty ratio function, $\alpha(\theta)$ for the 3LTTC

<table>
<thead>
<tr>
<th>Device</th>
<th>$T_1$</th>
<th>$D_2$</th>
<th>$T_3$</th>
<th>$D_3$</th>
<th>$D_4$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\theta_1$ to $\theta_2$</td>
<td>$\phi$ to $\pi$</td>
<td>$\phi$ to $\pi + \phi$</td>
<td>$\pi + \phi$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\theta_3$</td>
<td>$m(\theta)$</td>
<td>$\pi + \phi$</td>
<td>$\pi + \phi$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$\beta_3$</td>
<td>$-m(\theta)$</td>
<td>$-m(\theta)$</td>
<td>$-m(\theta)$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3: Duty ratio function, $\alpha(\theta)$ for the 3LNPCC

<table>
<thead>
<tr>
<th>Device</th>
<th>$T_1$</th>
<th>$D_2$</th>
<th>$T_3$</th>
<th>$D_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\theta_1$ to $\theta_2$</td>
<td>$\phi$ to $\pi$</td>
<td>$\phi$ to $\pi$</td>
<td>$\pi + \phi$</td>
<td></td>
</tr>
<tr>
<td>$\theta_3$</td>
<td>$m(\theta)$</td>
<td>$-m(\theta)$</td>
<td>$1 - m(\theta)$</td>
<td></td>
</tr>
<tr>
<td>$\beta_3$</td>
<td>$-m(\theta)$</td>
<td>$1 + m(\theta)$</td>
<td>$1 + m(\theta)$</td>
<td></td>
</tr>
</tbody>
</table>

### Table 4: Proposed device combinations with $I_{ating \cdot T}$ and $I_{ating \cdot D}$ calculated at $T_j = 150^\circ C$ and $T_{case} = 25^\circ C$

<table>
<thead>
<tr>
<th>Topology</th>
<th>Device Selection</th>
<th>Device Name</th>
<th>Manufacturer</th>
<th>$V_{rating}$ (V)</th>
<th>$I_{ating \cdot T}$ (A)</th>
<th>$I_{ating \cdot D}$ (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2LC - Si</td>
<td>$T_{1,2}$ - Si, $D_{1,2}$ - Si</td>
<td>SKM200GB12T4</td>
<td>Semicon</td>
<td>1200</td>
<td>295</td>
<td>210</td>
</tr>
<tr>
<td>2LC - Hybrid</td>
<td>$T_{1,2}$ - Si, $D_{1,2}$ - SiC</td>
<td>GA100XCP12-227</td>
<td>GeneSiC</td>
<td>1200</td>
<td>200</td>
<td>85</td>
</tr>
<tr>
<td>2LC - SiC</td>
<td>$T_{1,2}$ - SiC, $D_{1,2}$ - SiC</td>
<td>APTMC120AM08CD3AG</td>
<td>Microsemi</td>
<td>1200</td>
<td>275</td>
<td>205</td>
</tr>
<tr>
<td>3LNPCC - Si</td>
<td>$T_{1,4}$ - Si, $D_{1,4}$ - Si</td>
<td>APTGT200TL60G</td>
<td>Microsemi</td>
<td>600</td>
<td>270</td>
<td>165</td>
</tr>
<tr>
<td>3LNPCC - Si</td>
<td>$T_{5,6}$ - Si</td>
<td>Part of Module</td>
<td>Microsemi</td>
<td>600</td>
<td>-</td>
<td>212</td>
</tr>
<tr>
<td>3LNPCC - Hybrid</td>
<td>$T_{1,4}$ - Si, $D_{1,4}$ - Si</td>
<td>APTGT200A60T3AG</td>
<td>Microsemi</td>
<td>600</td>
<td>290</td>
<td>230</td>
</tr>
<tr>
<td>3LNPCC - SiC</td>
<td>$T_{5,6}$ - SiC</td>
<td>APTDC902U601G</td>
<td>Microsemi</td>
<td>600</td>
<td>-</td>
<td>160</td>
</tr>
<tr>
<td>3LNPCC - Hybrid</td>
<td>$T_{1,4}$ - SiC, $D_{1,4}$ - SiC</td>
<td>APTMC120AM08CD3AG</td>
<td>Microsemi</td>
<td>1200</td>
<td>275</td>
<td>210</td>
</tr>
<tr>
<td>3LTTTC - Si</td>
<td>$T_{1,8}$ - Si, $D_{1,8}$ - Si</td>
<td>SKM200GB12T4</td>
<td>Semicon</td>
<td>1200</td>
<td>295</td>
<td>210</td>
</tr>
<tr>
<td>3LTTTC - Si</td>
<td>$T_{2,8}$ - Si, $D_{2,8}$ - Si</td>
<td>APTGT200A60T3AG</td>
<td>Microsemi</td>
<td>600</td>
<td>290</td>
<td>230</td>
</tr>
<tr>
<td>3LTTTC - Hybrid 1</td>
<td>$T_{1,8}$ - SiC, $D_{1,8}$ - SiC</td>
<td>APTMC120AM08CD3AG</td>
<td>Microsemi</td>
<td>1200</td>
<td>275</td>
<td>210</td>
</tr>
<tr>
<td>3LTTTC - Hybrid 2</td>
<td>$T_{2,8}$ - SiC, $D_{2,8}$ - SiC</td>
<td>APTMC120AM08CD3AG</td>
<td>Microsemi</td>
<td>1200</td>
<td>275</td>
<td>210</td>
</tr>
<tr>
<td>3LTTTC - SiC</td>
<td>$T_{1,8}$ - SiC, $D_{1,8}$ - SiC</td>
<td>APTGT150GN60B2</td>
<td>Microsemi</td>
<td>600</td>
<td>215</td>
<td>-</td>
</tr>
<tr>
<td>3LTTTC - SiC</td>
<td>$T_{2,8}$ - SiC</td>
<td>APTDC902U601G</td>
<td>Microsemi</td>
<td>600</td>
<td>-</td>
<td>160</td>
</tr>
</tbody>
</table>
5 Converter Efficiency Analysis

This section analyses the efficiency of the three converters in Figure 1, based solely on the semiconductor losses using the device selection listed in Table 4 for identical specifications as listed in Section 4. The efficiency is calculated using the equations in Table A1 of Appendix A for two operating conditions, with the first being at a fixed power of 42 kW and at different switching frequencies, the second being at different power levels and at a fixed 25 kHz switching frequency. This forms the basis for understanding the semiconductor losses at a range of power levels and switching frequencies required for applications on-board a MEA. Figures 4 to 11 illustrate the converter efficiency obtained for the three topologies at different power levels and switching frequencies. The extremities of the lines in all figures indicate the thermal limits of the different systems assuming a case temperature of 70°C.

The results for the Si-2LC, Figures 4 and 5, show the lowest efficiency at all power levels with a switching frequency of 25 kHz, however at low switching frequencies below 12 kHz, the Si converter performs better than the hybrid option. This is due to the high switching losses in the 1200 V Si IGBTs and diodes. The hybrid-2LC improves the efficiency by replacing the Si diodes with SiC diodes. The very low reverse recovery effects in SiC diodes result in lower switching losses, which is particularly evident at high switching frequencies. At low switching frequencies the hybrid option has lower efficiency due to the increased on state voltage in SiC diodes. A greater loss reduction is seen in the all SiC-2LC as the SiC MOSFETs have a lower on state voltage and very low switching losses. Due to these reasons, the SiC-2LC shows the highest efficiency in Figures 4 and 5. For example in Figure 4, at 42 kW the SiC-2LC has a 97.3 % efficiency, a significant increase compared to the other two level options. Furthermore the performance advantage of the all SiC converter is greater at high switching frequencies. The performance advantage of the SiC option is slightly exaggerated in these results since the SiC modules are over rated for the nominal 42 kW specification. This was due to the limited number of high power SiC modules currently offered by manufacturers. Nevertheless a lower rated SiC module would still offer a significant performance improvement over Si technology.

A similar pattern is seen in the results for the 3LNPC, Figures 6 and 7, however the Si and hybrid options show higher efficiency than the two level designs due to the use of 600 V IGBTs and diodes, which have lower on-state and switching losses than 1200 V devices. Due to the limited availability of 600 V SiC devices, 1200 V components were used in the SiC 3LNPC circuit. As a result, at power levels greater than 36 kW with 25 kHz switching frequency the Si 3LNPC has the highest efficiency, however the SiC converter has the best performance at very high switching frequencies.
As shown in Figures 8 and 9, the SiC-3LTTC shows a significant efficiency improvement over the Si-3LTTC at all power levels with a switching frequency of 25 kHz. At switching frequencies below 12 kHz and at 42 kW power throughput the Si system has a higher efficiency than the SiC design. The hybrid options which use SiC devices in the main phase leg and 600 V Si IGBTs in the neutral leg have similar performance to the all SiC design, but have higher efficiency above 32 kW with a 25 kHz switching frequency. This is due to the lower conduction losses in the 600 V Si devices in the neutral leg.

The hybrid-2 option differs from the hybrid-1 option in that SiC diodes are used in the neutral leg, as a result the hybrid-2 option has a slightly lower efficiency at high power and 25 kHz switching frequency, but a higher efficiency for very high switching frequencies and at 42 kW throughput.

Figures 10 and 11 show a comparison between the hybrid 3LTTC options and the two-level all Si and all SiC designs. The all SiC 3LTTC option is not shown as its component cost is likely to be higher but it doesn’t offer an obvious performance benefit. Compared with the Si 2LC, the SiC 2LC and the hybrid 3LTTCs show a substantial performance improvement over a wide operating range. However, the SiC 2LC has the highest efficiency figure amongst the options considered in this study.

6 Conclusion

Among the proposed device combinations, the SiC-2LC has the lowest semiconductor losses for the power levels and switching frequencies considered in the study. The SiC and hybrid 3LTTCs also offer significant improvements in efficiency when compared with a Si 3LTTC and also a Si 2LC. The choice of the 3LTTC is likely to depend on the power level and the switching frequency of the specific application. But the performance gain must be traded against the increased complexity and cost, and in this regard the hybrid options may be an attractive compromise.

Further work is needed to analyse the passive component requirements and associated losses in the converter. The three level topologies are likely to have reduced filter requirements when compared with two-level circuits, which may result in a narrowing of the efficiency difference between the converters.

This study has also indicated a role for lower loss 600 V devices in multi-level topologies, for example a 600 V SiC MOSFET or GaN device may offer improvements in the efficiency of the three-level topologies that have been examined.

Acknowledgement

The authors would like to thank Rolls-Royce plc for supporting this research through the UTC in Electrical Power Conversion at The University of Manchester.

The authors are also grateful for the financial support provided by The University of Manchester’s President’s Doctoral Scholar Award.
References


Appendix A

Table A1: Device losses in the 2LC, 3LNPPC and the 3LTTC

Conduction Losses - 2LC [7]

\[
P_{c-\text{2L1,2}} = \frac{v_{o-p} M_{L}}{2\pi} \left[ 1 + \frac{M_{r}}{4} \cos(\phi) \right] + r_{o-p} I_{L}^{2} \frac{\pi}{2} - \frac{2M}{3} \cos(\phi) \]
\[
P_{c-\text{2L1,2}} = \frac{v_{o-p} M_{L}}{2\pi} \left[ 1 - \frac{M_{r}}{4} \cos(\phi) \right] + r_{o-p} I_{L}^{2} \frac{\pi}{2} - \frac{2M}{3} \cos(\phi) \]

Switching Losses - 2LC [7]

\[
P_{s-\text{2L1,2}} = \frac{f_{s}}{\pi} \left( E_{on} + E_{off} \right) \left( V_{dc} \frac{I_{L}}{V_{ref}} \right) \frac{1}{t_{ref}}\]
\[
P_{s-\text{2L1,2}} = \frac{f_{s}}{\pi} \left( E_{on} + E_{off} \right) \left( V_{dc} \frac{I_{L}}{V_{ref}} \right) \frac{1}{t_{ref}}\]

Conduction Losses - 3LNPPC [7]

\[
P_{c-\text{3L1,4}} = \frac{v_{o-p} M_{L}}{4\pi} \left[ \sin(\phi) + (\pi - \phi) \cos(\phi) \right] + r_{o-p} M_{L}^{2} \frac{1}{2} \cos(\phi) \]
\[
P_{c-\text{3L1,4}} = \frac{v_{o-p} M_{L}}{4\pi} \left[ \sin(\phi) + (\pi - \phi) \cos(\phi) \right] + r_{o-p} M_{L}^{2} \frac{1}{2} \cos(\phi) \]

\[
P_{s-\text{3L1,4}} = f_{s} \left( E_{on} + E_{off} \right) \left( V_{dc} \frac{I_{L}}{V_{ref}} \right) \frac{1}{t_{ref}}\]
\[
P_{s-\text{3L1,4}} = f_{s} \left( E_{on} + E_{off} \right) \left( V_{dc} \frac{I_{L}}{V_{ref}} \right) \frac{1}{t_{ref}}\]

Conduction Losses - 3LTTC [8]

\[
P_{c-\text{3L1,4}} = \frac{v_{o-p} M_{L}}{4\pi} \left[ \sin(\phi) + (\pi - \phi) \cos(\phi) \right] + r_{o-p} M_{L}^{2} \frac{1}{2} \cos(\phi) \]
\[
P_{c-\text{3L1,4}} = \frac{v_{o-p} M_{L}}{4\pi} \left[ \sin(\phi) + (\pi - \phi) \cos(\phi) \right] + r_{o-p} M_{L}^{2} \frac{1}{2} \cos(\phi) \]

\[
P_{s-\text{3L1,4}} = f_{s} \left( E_{on} + E_{off} \right) \left( V_{dc} \frac{I_{L}}{V_{ref}} \right) \frac{1}{t_{ref}}\]
\[
P_{s-\text{3L1,4}} = f_{s} \left( E_{on} + E_{off} \right) \left( V_{dc} \frac{I_{L}}{V_{ref}} \right) \frac{1}{t_{ref}}\]