Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum Wirelength

Link to publication record in Manchester Research Explorer

Citation for published version (APA): 

Citing this paper
Please note that where the full-text provided on Manchester Research Explorer is the Author Accepted Manuscript or Proof version this may differ from the final Published version. If citing, it is advised that you check and use the publisher's definitive version.

General rights
Copyright and moral rights for the publications made accessible in the Research Explorer are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Takedown policy
If you believe that this document breaches copyright please refer to the University of Manchester’s Takedown Procedures [http://man.ac.uk/04Y6Bo] or contact uml.scholarlycommunications@manchester.ac.uk providing relevant details, so we can investigate your claim.

Download date: 30. Jun. 2021
Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum Wirelength

Wei Wang  
School of Microelectronics  
Beihang University  
Beijing, China  
wangweiwei@buaa.edu.cn

Vasilis F. Pavlidis  
School of Computer Science  
University of Manchester  
Manchester, UK  
vasileios.pavlidis@manchester.ac.uk

Yuanqing Cheng  
School of Microelectronics  
Beihang University  
Beijing, China  
yuanqing@ieee.org

ABSTRACT
Clock network synthesis has traditionally been an important step of the physical design process, greatly affecting the performance of ICs. In this paper, we focus on the clock network design process for monolithic 3D (M3D) ICs. Firstly, we investigate the difference between Monolithic Inter-tier Via (MIV) and Through-Silicon Via (TSV) due to the different fabrication process and explore the ramifications of clock network design for monolithic 3D systems. Secondly, we develop a two step clock network synthesis algorithm (M3D-ZST) based on clustering and the deferred-merge embedding algorithm. The proposed algorithm considers the MIV characteristics and constructs a zero-skew clock tree considering wirelength optimization. Furthermore, we apply a look-ahead approach, thereby determining the optimal locations of the merging segments and MIVs such that the wirelength is reduced further (M3D-ZSTLA). Experimental results indicate that M3D-ZST algorithm reduces the total wirelength by 9.7% – 19.7%, and reduces power by 9.4% – 18.6% compared to the 3D-MMM algorithm over IBM benchmarks. The M3D-ZSTLA algorithm further decreases the total wirelength by about 3%, and reduces the power by about 2%.

KEYWORDS
Monolithic 3D ICs, clock network, clock skew, minimum wirelength

1 INTRODUCTION
The continuous advance of technology nodes, the sharply increasing complexity and cost of fabrication process challenges Moore’s law [7]. 3D integration was proposed and has been shown to be an effective paradigm to extend Moore’s law by stacking chips with abundant short vertical interconnects [19]. The paradigm of 3D integration can mainly be categorized into 2.5D system integration, TSV-based 3D ICs, and monolithic 3D (M3D) ICs [15]. 2.5D integration is an intermediate transition from 2D ICs to 3D ICs. TSV-based 3D ICs can provide higher integration density and communication bandwidth compared with 2D integration. However, it also has some limitations. Firstly, the manufacturing process of TSV is not as mature as that of CMOS, and the additional process cost is significant. Secondly, the diameter of TSV is several micrometers, and in order to reduce the influence of mechanical stress on CMOS devices, a Keep-Out-Zone (KOZ) is required to separate the TSV from surrounding devices, which further increases the area overhead. Thirdly, the size of TSV does not scale in the same pace as the CMOS devices due to the limited alignment accuracy.

Recently, monolithic 3D ICs have been proposed to overcome the drawbacks of TSV-based 3D ICs [1]. With the sequential process, the vertical interconnects, i.e., monolithic inter-tier vias (MIVs), can be smaller by 1-2 orders of magnitude compared to TSVs, enabling much higher integration density. Among the unexplored physical design issues, the problem of clock network synthesis for M3D circuits has not been adequately addressed as previous works have emphasized TSV-based 3D ICs [12, 21]. In TSV-based 3D ICs, the clock network can be partitioned on several tiers such that the planar wirelength is reduced and the clock power and frequency can be improved thereafter. However, the large size of TSV induces a large overhead in area, and large RC parasitics. Therefore, the number of TSVs is usually strictly constrained during the clock network design [21]. Meanwhile, the MIV is much smaller than the TSV, and the abundance of MIVs allows a more aggressive strategy to provide shorter wirelength, better performance, and lower power. Therefore, it is essential to propose new clock network synthesis algorithms for M3D ICs.

In this paper, we develop a two step clock network synthesis algorithm for M3D ICs to construct a zero-skew clock tree with minimal total wirelength. The contributions of this paper are as follows:

- We investigate the differences between MIVs and TSVs when utilized for 3D clock network design. We demonstrate that the direct application of TSV-3D IC clock network synthesis to M3D ICs may not exploit the full benefits of M3D ICs and results in sub-optimal solutions.

- To synthesize clock networks based on M3D IC technology, we propose a two step clock network synthesis algorithm called M3D-ZST. In the first step, we use the extended Greedy-DME algorithm [5] to generate a clock tree topology without a constraint on the number of MIVs while determining the merging segments at the same time. In the second step, we embed the whole clock tree in a top-down manner. The proposed algorithm provides shorter detour and total wirelength. Power is also reduced effectively.

- During the clock topology generation, we observe that in some cases, locating the merging point at the top or the bottom tier has no impact on the current branch wirelength, but may have a substantial impact on the total wirelength. Therefore, we extend the algorithm to look one step ahead deferring the decision of the optimal locations of merging segments and MIVs. With this look-ahead step the total wirelength can be further reduced.

- Experimental results indicate that the proposed M3D-ZST algorithm reduces the total wirelength by 9.7% – 19.7%, and
As shown in the figure, differently from TSV-based 3D ICs, M3D ICs have their unique advantages. As shown in Table 1, the tiers of devices are fabricated sequentially, one on the top of another, and the interconnects between tiers are called monolithic inter-layer vias (MIVs). Compared with TSV-based counterparts, M3D ICs have their unique advantages. As shown in Table 1, the size of MIV is much smaller than TSV, and can support ultra high integration density, which can reduce on-chip wirelength, and yield better performance and lower power. Moreover, MIV has much higher alignment accuracy than TSV, which improves the stacking yield significantly compared to TSV-based 3D ICs.

2 BACKGROUND AND RELATED WORK

2.1 Introduction to Monolithic 3D IC Technology

The basic structure of monolithic 3D integration is shown in Fig. 1. As shown in the figure, differently from TSV-based 3D ICs, in M3D ICs, the tiers of devices are fabricated sequentially, one on the top of another, and the interconnects between tiers are called monolithic inter-layer vias (MIVs). Compared with TSV-based counterparts, M3D ICs have their unique advantages. As shown in Table 1, the size of MIV is much smaller than TSV, and can support ultra high integration density, which can reduce on-chip wirelength, and yield better performance and lower power. Moreover, MIV has much higher alignment accuracy than TSV, which improves the stacking yield significantly compared to TSV-based 3D ICs.

2.2 Brief Introduction to Clock Network Design of 3D ICs

The clock tree synthesis (CTS) can be divided into two phases, topology generation and embedding internal nodes of the topology. A clock tree topology is initially constructed under specific constraints, such as clock skew. After that, the detailed routing is fixed aiming either minimal wirelength or power depending on the specific optimization objective. Different from 2D clock network design, TSV-based 3D clock network synthesis should consider the insertion of TSVs to reduce wirelength. Furthermore, TSV RC parasitics should also be considered during the clock routing. Finally, the number of TSVs is typically another important constraint. Zero-skew clock tree design is an important research topic both in 2D and 3D ICs, and the Elmore delay model [6] is commonly used to determine the clock skew, which is defined as the difference of arrival time of the clock signal from the clock source to different clock sinks. In our work, we focus on the zero-skew clock network design with minimal wirelength for M3D ICs.

2.3 Related Work

Many algorithms have been proposed for building 2D clock trees. Jackson et al. proposed a clock tree construction algorithm for cell-based layout named “method of means and medians (MMM)” [9]. Chao et al. first proposed the deferred-merge-embedding (DME) algorithm embedding any given topology to create a clock tree with zero-skew while minimizing the total wirelength [3]. Masato et al. proposed a clock tree synthesis algorithm named Greedy-DME, which achieved shorter wirelength than MMM by selecting several nearest-neighbor pairs to merge simultaneously [5]. Charikar et al. presented a bounded-skew routing tree generation algorithm with minimum wirelength while satisfying the skew bound [4].

As for the 3D IC clock design, Minz et al. first proposed a clock network synthesis algorithm for TSV-based 3D ICs [12]. Zhao et al. extended the MMM algorithm to 3D-MMM for TSV based 3D ICs [21]. 3D-MMM algorithm can generate a topology with various TSV bounds. The MMM algorithm is appropriate for adding the TSV count constraint to alleviate for the large TSV area and parasitics. Liu et al. presented a TSV-aware clock tree topology generation method while taking the TSV density as a constraint, TSV parasitics and coupling effects are also taken into account [11]. Kumar et al. presented a minimal buffer insertion algorithm for TSV-based 3D ICs [17]. Chandrakar et al. presented an obstacle aware clock network synthesis algorithm for TSV-based 3D ICs [2]. These algorithms are based on the 3D-MMM. Oh et al. presented a thermal-aware symmetrical buffered clock network synthesis algorithm for TSV-based 3D ICs [13]. There are few clock network synthesis algorithms specifically for the monolithic 3D ICs. Samadi et al. presented a clock distribution network for the monolithic 3D ICs, which slightly modified the clock tree construction algorithm of 2D ICs [16]. During the construction of the clock network, all the sinks are projected into one tier and then 2D clock tree construction algorithm is applied to all sinks. After the clock network is constructed, the sinks on different tiers are directly connected by MIVs, which means the delay of MIV is not been taken into account and the skew of the clock network cannot be balanced properly.

3 MONOLITHIC 3D CLOCK NETWORK SYNTHESIS

3.1 Motivation of the Technique

In TSV-based 3D ICs, multiple-TSV insertion can reduce the total wirelength of the clock network effectively compared to 2D circuits [21]. However, the large number of TSVs increases the power
and area overhead. Therefore, there is trade-off between TSV count and clock wirelength. The area and capacitance of MIV are both much smaller than the TSV. Therefore, the number of MIVs may not be a constraint for M3D clock network design.

Table 2: Wirelength (μm) comparison when directly applying 3D-MMM algorithm to M3D CTS.

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>TSV</th>
<th>MIV</th>
<th>WL increased (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3D-MMM</td>
<td>1578216</td>
<td>1580293</td>
<td>-0.132</td>
</tr>
<tr>
<td>3D-MMM</td>
<td>3359608</td>
<td>3364578</td>
<td>-0.148</td>
</tr>
<tr>
<td>3D-MMM</td>
<td>4466893</td>
<td>4469183</td>
<td>-0.051</td>
</tr>
<tr>
<td>3D-MMM</td>
<td>9529387</td>
<td>9529899</td>
<td>-0.005</td>
</tr>
<tr>
<td>3D-MMM</td>
<td>14276541</td>
<td>14276973</td>
<td>-0.003</td>
</tr>
</tbody>
</table>

The 3D-MMM has been widely used in clock tree synthesis. To evaluate the effectiveness of the existing 3D-MMM algorithm [21] for M3D ICs, we replaced the TSV with MIV, and compared the clock network wirelength for the IBM benchmark suite listed in Table 2. Note that the total wirelength slightly worsens or is comparable to the TSV-based 3D ICs. The reason is that the resistance of MIV (2 Ω) is much larger than TSV (35 mΩ). In other words, the state-of-the-art techniques cannot usefully exploit the much smaller size of MIVs and the related lower overhead in area. Another observation is that in 2D ICs, Greedy-DME algorithm performs better because it cannot predict the TSV usage in advance and may violate the TSV count constraint. Alternatively, in M3D ICs, the MIV count is rather not a constraint. Therefore, a novel clock network synthesis algorithm is essential to fully utilize the gains of M3D integration.

3.2 Problem Formulation

The sinks of the clock network are the clock pins of synchronous elements, the location of which is determined in the placement phase. Let \( S = \{s_1, s_2, \ldots, s_n\} \) denote a set of sinks. In addition, let \( K \) denote a set of sinks or merging segments considered in the clock network construction. Initially, \( K=\emptyset \). Each \( s_i \) is denoted by a three-dimensional coordinate \((x_i, y_i, z_i)\), where \( x_i \) and \( y_i \) denote the planar coordinates of the sink within a tier, and \( z_i \) is the tier index of \( s_i \).

The M3D clock network construction problem can be described as follows: given a set of sinks in all tiers, a pre-determined source location \( s_0 \), the capacitive load \( c_i \) of sink \( i \), and the resistance and capacitance of wire per unit length and MIV \((r, c, r_m, c_m)\), the objective is to construct a M3D clock network where 1) the clock sinks in all tiers are connected by one single tree; 2) the clock skew is zero under the Elmore delay model; 3) the total wirelength of clock network is minimized.

3.3 Overview of the Proposed M3D-ZST Algorithm

This section presents our algorithm to synthesize a M3D Zero Skew Tree (M3D-ZST) over a given set of sinks. It can be divided into two steps: 1) tree topology generation; 2) embedding of the topology.

Firstly, we generate a 3D tree topology based on the M3D-Greedy-DME algorithm without constraining the number of MIVs. The algorithm is an extension of the Greedy-DME algorithm in 2D clock network design [5]. The algorithm allocates the clock sinks into different clusters based on the nearest neighbor graph and then determines which pairs should be merged together and whether a MIV needs to be inserted or not. At the same time, the algorithm also calculates the minimum merging cost using the zero-skew equations of the Elmore delay model and determines the minimum detour wirelength if a detour is needed. The result of this algorithm is a 3D tree topology with merging segments, which represent possible locations of the internal merging nodes and MIVs. After the 3D tree topology is generated, we determine the optimal positions for all internal nodes and MIVs in a top-down manner.

3.4 M3D Clock Tree Topology Generation

The first step of our 3D clock network construction is the 3D tree topology generation. The basic idea of the M3D-Greedy-DME is to recursively merge several nearest pairs of sinks (or merging segments) each time in a bottom-up manner.

Let \( K \) be a set of sinks or merging segments. Initially, \( K = S \). Firstly, M3D-Greedy-DME algorithm takes the clock sink set \( S \) as input. Then, the algorithm constructs a nearest-neighbor graph (NNG) for \( K \). The NNG indicates the nearest-neighbor sink (or segment) to each sink (or segment) in \( K \). \(|K|/k \) nearest-neighbor pairs are selected from the NNG in a non-decreasing order of merging cost, where \( k \) is a constant generally ranging between 2 \( \leq k \leq 4 \) [5]. For each pair \( a \) and \( b \), if neither \( a \) nor \( b \) has already been merged, the nodes are merged based on the minimum cost principle, and the merging segment for parent node \( p \) from \( a \) and \( b \) is calculated with the Elmore delay model under the zero-skew constraint. An MIV is used, if \( a \) and \( b \) are located in different tiers. Then, delete \( a \) and \( b \) from \( K \) and add merging segment of \( p \) to \( K \).

The zero-skew merge calculates the minimum merging cost and determines the minimum detour wirelength if a detour is needed. Then, reconstruct the NNG for \( K \) until \( |K| = 1 \). Let \( a \) and \( b \) be the children of \( p \) in the tree topology. \( d(a, b) \) denotes the Manhattan distance between \( a \) and \( b \). \( t_{ED}(p, a) \) denotes the Elmore delay from \( p \) to \( a \), and \( t_{ED}(p) \) denotes the Elmore delay from \( p \) downstream to the sinks of the subtree rooted at \( p \). Directed edges from \( p \) to \( a \) and \( b \) are denoted as \( e_a \) and \( e_b \), respectively. Their wirelengths are \(|e_a|\) and \(|e_b|\), which must be greater than or equal to the Manhattan distance \( d(p, a) \) and \( d(p, b) \), respectively.

Let \( a \) and \( \beta \) denote the resistance and capacitance per unit length of the interconnect, and the resistance \( r_a \) and capacitance \( c_a \) of edge \( e_a \) are \( \alpha \cdot |e_a| \) and \( \beta \cdot |e_a| \), respectively. The resistance and capacitance of MIV is denoted by \( r_m \) and \( c_m \). The capacitance of the subtree rooted at \( p \) is denoted by \( C_p \). According to the definition of Elmore delay, we have that \( t_{ED}(p, a) = r_a ((1/2)c_a + C_a) \).

In the zero-skew merge, we calculate the merging segment for two sinks (or segments) that are to be merged with minimum merging cost. For example, we calculate the merging segment \( MS(p) \) needed to merge \( a \) and \( b \). The subtrees of \( a \) and \( b \), respectively, have capacitance \( C_a \) and \( C_b \) and delay \( t_a = t_{ED}(a) \) and \( t_b = t_{ED}(b) \). There are a few possible scenarios to be considered when we calculate the minimum merging cost, as follows.

wirelength is (\|p\|) respectively. Then, we choose the shorter one. For the case shown in Fig. 2, the merging segment of \(p\) is at the bottom terminal of MIV, and \(|e_a| = x\) and \(|e_b| = d-x\). The detour wirelength is between \(e\) and \(b\), which means \(|e_a| + |e_b| = d\). We also assume \(|e_a| = x\) and \(|e_b| = d-x\). Then (1) becomes,

\[
ax(\frac{1}{2}\beta x + C_a) + t_a = \alpha(d-x)(\frac{1}{2}\beta(d-x) + C_b) + r_m(\frac{1}{2}\gamma m + \beta(d-x) + C_b) + t_b.
\]

(2)

Case 1: If \(0 \leq x \leq d\), a and b can be merged with merging cost \(d\), and \(|e_a| = x\) and \(|e_b| = d-x\). The detour wirelength is \(d\). Then (1) becomes,

\[
t_a = \alpha d(\frac{1}{2}\beta d' + C_b) + t_b.
\]

(3)

Case 2: If \(x < 0\), the merging operation with merging cost \(d\) leads to a negative \(|e_a|\). In this case, \(t_a > t_b\), the merging point of \(p\) is the location of \(a\). In this case, detour is needed to balance the delays between two trees, we set \(|e_a| = 0\) and \(|e_b| = d\). The detour wirelength is \(d\). Then (1) becomes,

\[
t_a = \alpha d'(\frac{1}{2}\beta d' + C_b) + t_b.
\]

(4)

Case 3: If \(x > d\), the merging operation with merging cost \(d\) leads to a negative \(|e_b|\). In this case, \(t_a < t_b\). The merging point of \(p\) is the location of \(b\). Detour is also needed to balance the delays between two trees, we set \(|e_a| = d'\) and \(|e_b| = 0\). The detour wirelength is \(d\). Then (1) becomes,

\[
t_b = \alpha d'(\frac{1}{2}\beta d' + C_a) + t_a.
\]

(5)

Scenario 2: the merge pair \(a\) and \(b\) is not located in the same tier.

For the case shown in Fig. 2, the merging segment of \(p\) satisfies

\[
r_a(\frac{1}{2}c_a + C_a) + t_a = r_b(\frac{1}{2}c_b + C_b) + t_b.
\]

(1)

Let \(d(a,b) = d\), suppose \(a\) and \(b\) can be merged with the merging cost \(d\), and \(|e_a| = x\) and \(|e_b| = d-x\). Then (1) becomes,

\[
ax(\frac{1}{2}\beta x + C_a) + t_a = \alpha(d-x)(\frac{1}{2}\beta(d-x) + C_b) + r_m(\frac{1}{2}\gamma m + \beta(d-x) + C_b) + t_b.
\]

(2)

Case 1: If \(0 \leq x \leq d\), a and b can be merged with merging cost \(d\), and \(|e_a| = x\) and \(|e_b| = d-x\). The detour wirelength is \(d\). Then (1) becomes,

\[
t_a = \alpha d'(\frac{1}{2}\beta d' + C_b) + t_b.
\]

(3)

Case 2: If \(x < 0\), the merging operation with merging cost \(d\) leads to a negative \(|e_a|\). In this case, \(t_a > t_b\), the merging point of \(p\) is the location of \(a\). In this case, detour is needed to balance the delays between two trees, we set \(|e_a| = 0\) and \(|e_b| = d\). The detour wirelength is \(d\). Then (1) becomes,

\[
t_a = \alpha d'(\frac{1}{2}\beta d' + C_b) + t_b.
\]

(4)

Case 3: If \(x > d\), the merging operation with merging cost \(d\) leads to a negative \(|e_b|\). In this case, \(t_a < t_b\). The merging point of \(p\) is the location of \(b\). Detour is also needed to balance the delays between two trees, we set \(|e_a| = d'\) and \(|e_b| = 0\). The detour wirelength is \(d\). Then (1) becomes,

\[
t_b = \alpha d'(\frac{1}{2}\beta d' + C_a) + t_a.
\]

(5)

Similar to Scenario 1, let \(d(a,b) = d\), assume \(|e_a| = x\) and \(|e_b| = d-x\). Then (5) becomes,

\[
ax(\frac{1}{2}\beta x + C_a) + t_a = \alpha(d-x)(\frac{1}{2}\beta(d-x) + C_b) + r_m(\frac{1}{2}\gamma m + \beta(d-x) + C_b) + t_b.
\]

(6)

Case 1: If \(0 \leq x \leq d\), which means \(a\) and \(b\) can be merged with merging cost \(d\), and \(|e_a| = x\) and \(|e_b| = d-x\). The detour wirelength is \(d\). The merging point of \(p\) is located in the same tier.

Case 2: If \(x < 0\), detour is needed to balance the delays between two sub-trees. We set \(|e_a| = 0\) and \(|e_b| = d\). The detour wirelength is \(d\). There are two situations for detouring, and we calculate both situations and choose the shorter one. If the detour wirelength is between the top of MIV and \(b\), (5) becomes,

\[
t_a = \alpha d'(\frac{1}{2}\beta d' + C_b) + r_m(\frac{1}{2}\gamma m + \beta d' + C_b) + t_b.
\]

(7)

Case 3: If \(x > d\), detour is also needed to balance the delays between two merged subtrees. We set \(|e_a| = d\) and \(|e_b| = 0\). The detour wirelength is \(d\). The merging point of \(p\) is at the top of MIV and \(b\), (5) is written as,

\[
t_a = \alpha d'(\frac{1}{2}\beta d' + C_a) + t_a = r_m(\frac{1}{2}\gamma m + C_b) + t_b.
\]

(8)

For the case shown in Fig. 3 (b), the merging segment of \(p\) is at the top terminal of MIV, and a similar process can be followed to determine the merging segment.

3.5 The Embedding phase of M3D-ZST algorithm

The second step of our algorithm is embedding the 3D tree topology, i.e., given a 3D tree topology, determine the exact locations of all internal nodes and MIVs in a top-down manner as the merging segments are determined in the 3D tree topology generation. Assume node \(v\) is embedded, if \(v\) is the root node, we can select any point along the merging segment of \(v\) to be the root location. If \(v\) is an internal node, we select the location to be a point along the merging segment of \(v\) satisfying the zero-skew merge equation from \(v\) to its parent.
We present experimental results based on benchmark circuits IBM r1 to r5 [18]. Since r1 to r5 are clock network benchmarks for 2D ICs, we randomly distribute the sinks on two tiers.

Table 3 and Table 4 compare the MIV count (#MIVs), wirelength (WL) and the clock power between the proposed algorithms and existing 3D-MMM algorithm [21] for the different MIV bounds.

**Table 3: Comparison of Wirelength (μm), Power (W), MIV count between the 3D-MMM and the M3D-ZST algorithm for a two tier stack. The MIV bound in 3D-MMM is set to 100.**

<table>
<thead>
<tr>
<th>MIV Bound</th>
<th>3D-MMM</th>
<th>M3D-ZST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power dec(%)</td>
<td>WL</td>
<td>Power dec(%)</td>
</tr>
<tr>
<td>r1</td>
<td>75</td>
<td>1580293</td>
</tr>
<tr>
<td>r2</td>
<td>97</td>
<td>3364578</td>
</tr>
<tr>
<td>r3</td>
<td>100</td>
<td>4469183</td>
</tr>
<tr>
<td>r4</td>
<td>100</td>
<td>9529899</td>
</tr>
<tr>
<td>r5</td>
<td>100</td>
<td>14276541</td>
</tr>
</tbody>
</table>

**Table 4: Comparison of Wirelength (μm), Power (W), MIV count between the 3D-MMM and the M3D-ZST algorithm for a two tier stack. The MIV bound in 3D-MMM is set to 1,510.**

<table>
<thead>
<tr>
<th>MIV Bound</th>
<th>3D-MMM</th>
<th>M3D-ZST</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power dec(%)</td>
<td>WL</td>
<td>Power dec(%)</td>
</tr>
<tr>
<td>r1</td>
<td>101</td>
<td>1508249</td>
</tr>
<tr>
<td>r2</td>
<td>213</td>
<td>3005634</td>
</tr>
<tr>
<td>r3</td>
<td>294</td>
<td>3897632</td>
</tr>
<tr>
<td>r4</td>
<td>650</td>
<td>8015327</td>
</tr>
<tr>
<td>r5</td>
<td>959</td>
<td>11751086</td>
</tr>
</tbody>
</table>

We use two tier stacks. We also report the wirelength and power reduction of the proposed algorithms with respect to the 3D-MMM algorithm. In Table 3, the MIV bound in 3D-MMM algorithm is set to 100. Comparing with the 3D-MMM algorithm, M3D-ZST algorithm decreases, respectively, the wirelength from 9.7% to 19.7%, and the power from 9.4% to 18.6%. From r1 to r5, the decrease in wirelength increases because the number of MIVs in M3D-ZST increases rapidly but the maximum number of MIVs in 3D-MMM is set as 100. A large MIV number provides more vertical interconnects, which reduces the total wirelength and power.

In Table 4, the MIV bound in 3D-MMM algorithm is set to 1,510, which is the same as the maximum number of MIV in M3D-ZST. In this case, the M3D-ZST algorithm reduces, respectively, the wirelength from 0.4% to 4.9%, and the power from 0.4% to 4.8%. Although the reductions are much smaller than the results for MIV bound equal to 100, our proposed algorithm still performs better than 3D-MMM. The total wirelength and power are reduced as more MIVs are used.

Table 5 compares the MIV count (#MIVs), wirelength (WL) and the clock power between the M3D-ZST and the Look-ahead M3D-ZSTLA algorithm for a two tier stack.

<table>
<thead>
<tr>
<th>MIV Bound</th>
<th>M3D-ZST</th>
<th>M3D-ZSTLA</th>
<th>Power dec(%)</th>
<th>WL</th>
<th>Power dec(%)</th>
<th>WL</th>
</tr>
</thead>
<tbody>
<tr>
<td>r1</td>
<td>134</td>
<td>1426238</td>
<td>0.4315</td>
<td>141</td>
<td>1425360</td>
<td>0.4312</td>
</tr>
<tr>
<td>r2</td>
<td>314</td>
<td>2936523</td>
<td>0.8927</td>
<td>306</td>
<td>2935067</td>
<td>0.8923</td>
</tr>
<tr>
<td>r3</td>
<td>392</td>
<td>3777314</td>
<td>1.1564</td>
<td>392</td>
<td>3762195</td>
<td>1.1521</td>
</tr>
<tr>
<td>r4</td>
<td>945</td>
<td>7980939</td>
<td>2.4498</td>
<td>975</td>
<td>7794581</td>
<td>2.3961</td>
</tr>
<tr>
<td>r5</td>
<td>1510</td>
<td>11461347</td>
<td>3.5466</td>
<td>1553</td>
<td>11416403</td>
<td>3.5336</td>
</tr>
</tbody>
</table>

Table 5 compares the MIV count (#MIVs), wirelength (WL) and the clock power between the M3D-ZST algorithm and M3D-ZSTLA.
algorithm. We also use two tier stacks. Comparing with the M3D-ZST algorithm, M3D-ZSTLA algorithm decreases, respectively, the wirelength from 0.05% to 2.34%, and the power from 0.04% to 2.19%.

Fig. 5 illustrates the 3D clock networks for benchmark r4 produced by 3D-MMM, M3D-ZST, and M3D-ZSTLA algorithms, respectively. The clock network on the bottom tier is depicted in red color, and the clock network on the top tier is depicted in blue color. The pink dots denote the inserted MIVs. As shown in this figure, the wirelength of M3D-ZST is reduced compared to 3D-MMM, and the wirelength of M3D-ZSTLA is further reduced compared to M3D-ZST.

6 CONCLUSION

A clock network synthesis algorithm has been developed for monolithic 3D ICs, which constructs a clock tree with zero skew while minimizing the total wirelength. We demonstrate the difference between MIV and TSV in the clock tree synthesis. We find that network construction for TSV based 3D ICs is not suitable for M3D ICs due to the area and parasitics of MIV that are both much smaller than the TSV. We developed the M3D-ZST algorithm to synthesize clock networks for M3D ICs without constraining the number of MIV. Furthermore, we extend the M3D-ZST algorithm to M3D-ZSTLA algorithm, which determines the optimal location of the merging segment by looking ahead one step to further reduce the total wirelength. Experimental results show that the proposed M3D-ZST algorithm reduces the total wirelength from 9.7% to 19.7%, and decreases power from 9.4% to 18.6% compared with the 3D-MMM algorithm. Additionally, the M3D-ZSTLA algorithm further reduces the total wirelength from 0.05% to 2.34%, and reduces power from 0.04% to 2.19% compared to the M3D-ZST algorithm.

REFERENCES


