Prof Piotr Dudek

Professor of Circuits and Systems

Full contact details
View graph of relations

Publications

  1. Published

    Fast retinal vessel tree extraction: A pixel parallel approach

    Alonso-Montes, C., Vilariño, D. L., Dudek, P. & Penedo, M. G., Jul 2008, In : International Journal of Circuit Theory and Applications. 36, 5-6, p. 641-651 10 p.

    Research output: Contribution to journalArticle

  2. Published

    General-purpose 128×128 SIMD processor array with integrated image sensor

    Dudek, P. & Carey, S. J., 2006, In : Electronics Letters. 42, 12, p. 678-679 1 p.

    Research output: Contribution to journalArticle

  3. Published

    Gradient-descent-based learning in memristive crossbar arrays

    Nair, M. V. & Dudek, P., Jul 2015, International Joint Conference on Neural Networks, IJCNN 2015 . IEEE, 7 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  4. Published

    Hardware implementation of skeletonization algorithm for parallel asynchronous image processing

    Lopich, A. & Dudek, P., Jul 2009, In : Journal of Signal Processing Systems. 56, 1, p. 91-103 12 p.

    Research output: Contribution to journalArticle

  5. Published

    Heterogeneous Neurons and Plastic Synapses in a Reconfigurable Cortical Neural Network IC

    Wijekoon, J. H. B. & Dudek, P., 20 May 2012, IEEE International Symposium on Circuits and Systems, ISCAS 2012. IEEE, p. 2417-2420

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  6. Published

    High-speed depth from focus on a programmable vision chip using a focus tunable lens

    Martel, J. N. P., Muller, L. K., Carey, S. J. & Dudek, P., May 2017, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 2017. IEEE, p. 1150-1153 (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  7. Published

    Integrated circuit implementation of a compact discrete-time chaos generator

    Juncu, V. D., Rafiei-Naeini, M. & Dudek, P., Mar 2006, In : Analog Integrated Circuits and Signal Processing. 46, 3, p. 275-280 5 p.

    Research output: Contribution to journalArticle

  8. Published

    Live demonstration: A sensor-processor array integrated circuit for high-speed real-time machine vision

    Carey, S. J., Barr, D. R. W., Wang, B., Lopich, A. & Dudek, P., 2014, IEEE International Symposium on Circuits and Systems, ISCAS 2014.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  9. Published

    Live demonstration: Depth from focus on a focal plane processor using a focus tunable liquid lens

    Martel, J. N. P., Muller, L. K., Carey, S. J., Muller, J., Sandamirskaya, Y. & Dudek, P., May 2017, Proceedings - IEEE International Symposium on Circuits and Systems, ISCAS 2017. IEEE, p. 1742-1743 (Proceedings - IEEE International Symposium on Circuits and Systems).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  10. Published

    Live demonstration: Real-time image processing on ASPA2 vision system

    Lopich, A., Barr, D. R. W., Wang, B. & Dudek, P., 2011, Proceedings - IEEE International Symposium on Circuits and Systems|Proc IEEE Int Symp Circuits Syst. p. 1989

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

Research Explorer downloads

91

Research output: Contribution to journalArticle

22

Research output: Chapter in Book/Report/Conference proceedingConference contribution