Dr Dirk Koch

Senior Lecturer

View graph of relations

Publications

  1. 2019
  2. Accepted/In press

    Unexpected Diversity: Quantitative Memory Analysis for Zynq UltraScale+ Systems

    Manev, K., Vaishnav, A. & Koch, D., 7 Oct 2019, (Accepted/In press) International Conference on Field-Programmable Technology (FPT).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  3. Published

    A Novel Framework for Utilising Multi-FPGAs in HPC Systems

    Pham, K. & Koch, D., 10 Sep 2019, Heterogeneous Computing Architectures: Challenges and Vision. Terzo, O., Djemame, K., Scionti, A. & Pezuela, C. (eds.). Taylor & Francis, p. 153-170 18 p.

    Research output: Chapter in Book/Report/Conference proceedingChapter

  4. Accepted/In press

    ZUCL2.0 Virtualised Memory and Communication for ZYNQ UltraScale+ FPGAs

    Pham, K., Paraskevas, K., Vaishnav, A., Attwood, A., Vesper, M. & Koch, D., 7 Aug 2019, (Accepted/In press) Sixth International Workshop on FPGAs for Software Programmers (FSP 2019). VDE Verlag

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  5. Published

    Live Migration for OpenCL FPGA Accelerators

    Vaishnav, A., Pham, K. & Koch, D., 20 Jul 2019, International Conference on Field-Programmable Technology (FPT). Naha, Okinawa, Japan: IEEE, 8 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  6. Published

    EFCAD – an Embedded FPGA CAD Tool Flow For Enabling On-Chip Self-Compilation

    Pham, K., Vesper, M., Koch, D. & Hung, E., 13 Jun 2019, The 27th IEEE International Symposium On Field-Programmable Custom Computing Machines.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  7. Published

    Heterogeneous Resource-Elastic Scheduling for CPU+FPGA Architectures

    Vaishnav, A., Pham, K. & Koch, D., 6 Jun 2019, 10th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART). ACM Digital Library

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  8. Accepted/In press

    The FOS (FPGA Operating System) Demo

    Vaishnav, A., Pham, K., Manev, K. & Koch, D., 22 May 2019, (Accepted/In press) 29th International Conference on Field Programmable Logic and Application (FPL). Barcelona, Spain

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  9. Accepted/In press

    Scalable Filtering Modules for Database Acceleration on FPGAs

    Manev, K., Vaishnav, A., Kritikakis, C. & Koch, D., 4 May 2019, (Accepted/In press) 10th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  10. 2018
  11. Accepted/In press

    Large Utility Sorting on FPGAs

    Manev, K. & Koch, D., 16 Sep 2018, (Accepted/In press).

    Research output: Contribution to conferencePaper

  12. Accepted/In press

    A Survey on FPGA Virtualization

    Vaishnav, A., Pham, K. & Koch, D., 21 May 2018, (Accepted/In press) 28th International Conference on Field Programmable Logic and Application (FPL). Dublin, Ireland, 8 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

Previous 1 2 3 4 Next

Research Explorer downloads

421

Research output: Chapter in Book/Report/Conference proceedingConference contribution

158

Research output: Chapter in Book/Report/Conference proceedingConference contribution

115

Research output: Chapter in Book/Report/Conference proceedingConference contribution

103

Research output: Chapter in Book/Report/Conference proceedingConference contribution

78

Research output: Contribution to conferencePaper