Securing FPGA Accelerators at the Electrical Level for Multi-tenant PlatformsCitation formats
Standard
Securing FPGA Accelerators at the Electrical Level for Multi-tenant Platforms. / La, Tuan; Mätas, Kaspar; Pham, Khoa; Koch, Dirk.
30th International Conference on Field-Programmable Logic and Applications (FPL). 2020.Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Harvard
APA
Vancouver
Author
Bibtex
}
RIS
TY - GEN
T1 - Securing FPGA Accelerators at the Electrical Level for Multi-tenant Platforms
AU - La, Tuan
AU - Mätas, Kaspar
AU - Pham, Khoa
AU - Koch, Dirk
PY - 2020
Y1 - 2020
N2 - As FPGAs are now offered on the cloud, this exposes many potential security issues. This PhD project investigates current security issues and challenges when deploying FPGAs in the cloud as well as using FPGAs in a multi-tenancy scenario. By addressing practical threats, and most importantly, proposing feasible countermeasures, this paper shows preliminary results on protecting FPGAs for multi-tenant scenarios.
AB - As FPGAs are now offered on the cloud, this exposes many potential security issues. This PhD project investigates current security issues and challenges when deploying FPGAs in the cloud as well as using FPGAs in a multi-tenancy scenario. By addressing practical threats, and most importantly, proposing feasible countermeasures, this paper shows preliminary results on protecting FPGAs for multi-tenant scenarios.
KW - FPGA
KW - Hardware Security
KW - side-channel attacks
KW - AWS
M3 - Conference contribution
BT - 30th International Conference on Field-Programmable Logic and Applications (FPL)
ER -