Approximate Fixed-Point Elementary Function Accelerator for the SpiNNaker-2 Neuromorphic Chip

Research output: Contribution to conferencePaperpeer-review

  • External authors:
  • Delong Shang
  • Stefan Scholze
  • Sebastian Hoppner
  • Andreas Dixius


Neuromorphic chips are used to model biologically inspired Spiking-Neural-Networks(SNNs) where most models are based on differential equations. Equations for most SNN algorithms usually contain variables with one or more e^x components. SpiNNaker is a digital neuromorphic chip that has so far been using pre-calculated look-up tables for exponential function. However this approach is limited because the memory requirements grow as more complex neural models are developed. To save already limited memory resources in the next generation SpiNNaker chip, we are including a fast exponential function in the silicon. In this paper we analyse iterative algorithms for elementary functions and show how to build a single hardware accelerator for exp and natural log, for a neuromorphic chip prototype, to be manufactured in a 22 nm FDSOI process. We present the accelerator that has algorithmic level approximation control, allowing it to trade precision for latency and energy efficiency. As an addition to neuromorphic chip application, we provide analysis of a parameterized elementary function unit that can be tailored for other systems with different power, area, accuracy and latency constraints.

Bibliographical metadata

Original languageEnglish
Number of pages8
Publication statusPublished - 17 Sep 2018
Event25th IEEE Symposium on Computer Arithmetic - Amherst, Massachusetts, United States
Event duration: 25 Jun 201827 Jun 2018


Conference25th IEEE Symposium on Computer Arithmetic
Abbreviated titleARITH25
Internet address