Advanced Processor Technology

Publications

  1. Published

    A GALS infrastructure for a massively parallel multiprocessor

    Plana, L. A., Furber, S. B., Temple, S., Khan, M., Shi, Y., Wu, J. & Yang, S., Sep 2007, In: IEEE Design and Test of Computers. 24, 5, p. 454-463 9 p.

    Research output: Contribution to journalArticlepeer-review

  2. Published

    A general-purpose model translation system for a universal neural chip

    Galluppi, F., Rast, A., Davies, S. & Furber, S., 2010, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)|Lect. Notes Comput. Sci.. Berlin / Heidelberg: Springer Nature, Vol. 6443. p. 58-65 7 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  3. Published

    A GPS-Less Localization and Mobility Modelling (LMM) System for Wildlife Tracking

    Naureen, A., Zhang, N., Furber, S. & Shi, Q., 2020, In: IEEE Access. 8, p. 102709-102732

    Research output: Contribution to journalArticlepeer-review

  4. Published

    A hierachical configuration system for a massively parallel neural hardware platform

    Galluppi, F., Davies, S., Rast, A., Sharp, T., Plana, L. A. & Furber, S., 2012, CF '12 - Proceedings of the ACM Computing Frontiers Conference|CF - Proc. ACM Comput. Front. Conf.. New York, USA: Association for Computing Machinery, p. 183-192 9 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  5. Published

    A location-independent direct link neuromorphic interface

    Rast, A. D., Partzsch, J., Mayr, C., Schemmel, J., Hartmann, S., Plana, L. A., Temple, S., Lester, D. R., Schuffny, R. & Furber, S., 2013, Proceedings of the International Joint Conference on Neural Networks|Proc Int Jt Conf Neural Networks. USA: IEEE

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  6. Published

    A low power embedded dataflow coprocessor

    Liu, Y. & Furber, S., 2005, Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI|Proc. IEEE Comput. Soc. Annu. Symp. VLSI New Frontiers VLSI Design. Smailagic, A. & Ranganathan, N. (eds.). IEEE Computer Society , p. 246-247 1 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  7. Published

    A Methodology for Estimating Performance and Power Consumption of Embedded Flash File Systems

    Olivier, P., Boukhobza, J., Senn, E. & Ouarnoughi, H., 2 Aug 2016, In: ACM Transactions on Embedded Computing Systems. 15, 4, p. 1-25

    Research output: Contribution to journalArticlepeer-review

  8. Published

    A micropipelined ARM

    Furber, S. B., Day, P., Garside, J. D., Paver, N. C., Woods, J. V., Yanagawa, K. (ed.) & Ivey, P. A. (ed.), 1993, VLSI. Yanagawa, K. & Ivey, P. A. (eds.). Elsevier BV, Vol. A-42. p. 211-220 10 p. (IFIP Transactions).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  9. Published

    A multicast routing scheme for a universal spiking neural network architecture

    Wu, J. & Furber, S., Mar 2010, In: Computer Journal. 53, 3, p. 280-288 8 p.

    Research output: Contribution to journalArticlepeer-review

  10. Published

    A neural mass computational framework to study synaptic mechanisms underlying alpha and theta rhythms

    Sen Bhattacharya, B. & Durrant, S. J., 3 Mar 2017, Computational Neurology and Psychiatry. Erdi, P., Sen Bhattacharya, B. & Cochran, A. (eds.). Germany: Springer Nature, Vol. 6. p. 405-427 12. (Springer Series in Bio-/Neuroinformatics; vol. 6).

    Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review

Previous 1 2 3 4 5 6 7 8 ...56 Next
Return to faculty and school overview